Sciweavers

43 search results - page 4 / 9
» Extensible On-Chip Peripherals
Sort
View
ENGL
2008
100views more  ENGL 2008»
13 years 4 months ago
HIDE+: A Logic Based Hardware Development Environment
With the advent of System-On-Chip (SOC) technology, there is a pressing need to enhance the quality of ools available and increase the level of abstraction at which hardware is des...
Abdsamad Benkrid, Khaled Benkrid
HUC
2000
Springer
13 years 8 months ago
EVENTMANAGER: Support for the Peripheral Awareness of Events
EVENTMANAGER is a tool that supports peripheral awareness by enabling users to be notified when events of interest take place within their workplace environment. Our initial implem...
Joseph F. McCarthy, Theodore D. Anagnost
ASPDAC
2001
ACM
83views Hardware» more  ASPDAC 2001»
13 years 8 months ago
Trace-driven system-level power evaluation of system-on-a-chip peripheral cores
Our earlier work for fast evaluation of power consumption of general cores in a system-on-a-chip described techniques that involved isolating high-level instructions of a core, me...
Tony Givargis, Frank Vahid, Jörg Henkel
ASYNC
2000
IEEE
107views Hardware» more  ASYNC 2000»
13 years 9 months ago
AMULET3i - An Asynchronous System-on-Chip
AMULET3i is the third generation asynchronous ARMcompatible microprocessor subsystem developed at the University of Manchester. It is internally modular, being based around the MA...
Jim D. Garside, W. J. Bainbridge, Andrew Bardsley,...
NIPS
2003
13 years 6 months ago
Increase Information Transfer Rates in BCI by CSP Extension to Multi-class
Brain-Computer Interfaces (BCI) are an interesting emerging technology that is driven by the motivation to develop an effective communication interface translating human intention...
Guido Dornhege, Benjamin Blankertz, Gabriel Curio,...