Sciweavers

19 search results - page 1 / 4
» Fault tolerant clockless wave pipeline design
Sort
View
CF
2004
ACM
13 years 10 months ago
Fault tolerant clockless wave pipeline design
This paper presents a fault tolerant design technique for the clockless wave pipeline. The specific architectural model investigated in this paper is the two-phase clockless asyn...
T. Feng, Byoungjae Jin, J. Wang, Nohpill Park, Yon...
DFT
2004
IEEE
78views VLSI» more  DFT 2004»
13 years 9 months ago
Reliability Modeling and Assurance of Clockless Wave Pipeline
This paper presents theoretical yet practical methodologies to model, assure and optimize the Reliability of Clockless Wave Pipeline. Clockless wave pipeline is a cutting-edge and...
T. Feng, Nohpill Park, Yong-Bin Kim, Fabrizio Lomb...
DFT
2003
IEEE
83views VLSI» more  DFT 2003»
13 years 10 months ago
Yield Modeling and Analysis of a Clockless Asynchronous Wave Pipeline with Pulse Faults
This paper proposes a new fault model and its modeling and analysis methods in a clockless asynchronous wave pipeline for extensive yield evaluation and assurance. It is highly de...
T. Feng, Nohpill Park, Yong-Bin Kim, Vincenzo Piur...
GRID
2004
Springer
13 years 10 months ago
Phoenix: Making Data-Intensive Grid Applications Fault-Tolerant
A major hurdle facing data intensive grid applications is the appropriate handling of failures that occur in the grid-environment. Implementing the fault-tolerance transparently a...
George Kola, Tevfik Kosar, Miron Livny
ISCA
2012
IEEE
320views Hardware» more  ISCA 2012»
11 years 7 months ago
Viper: Virtual pipelines for enhanced reliability
The reliability of future processors is threatened by decreasing transistor robustness. Current architectures focus on delivering high performance at low cost; lifetime device rel...
Andrea Pellegrini, Joseph L. Greathouse, Valeria B...