Sciweavers

17 search results - page 1 / 4
» Framework of Timed Trace Theoretic Verification Revisited
Sort
View
ATS
2001
IEEE
101views Hardware» more  ATS 2001»
13 years 8 months ago
Framework of Timed Trace Theoretic Verification Revisited
This paper develops a framework to support trace theoretic verification of timed circuits and systems. A theoretical foundation for classifying timed traces as either successes or...
Bin Zhou, Tomohiro Yoneda, Chris J. Myers
ATVA
2004
Springer
78views Hardware» more  ATVA 2004»
13 years 10 months ago
Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits
This paper proposes a partial order reduction algorithm for timed trace theoretic verification in order to detect both safety failures and timing failures of timed circuits effic...
Denduang Pradubsuwun, Tomohiro Yoneda, Chris J. My...
EMNETS
2007
13 years 9 months ago
SeeDTV: deployment-time validation for wireless sensor networks
Deployment of a wireless sensor network (WSN) system is a critical step because theoretical models and assumptions often differ from real environmental characteristics and perform...
H. Liu, Leo Selavo, John A. Stankovic
ACMSE
2004
ACM
13 years 10 months ago
A framework for trusted instruction execution via basic block signature verification
Most of today’s computers are connected to the Internet or at least to a local network, exposing system vulnerabilities to the potential attackers. One of the attackers’ goals...
Milena Milenkovic, Aleksandar Milenkovic, Emil Jov...
RV
2010
Springer
153views Hardware» more  RV 2010»
13 years 2 months ago
Run-Time Verification of Networked Software
Most applications that are in use today inter-operate with other applications, so-called peers, over a network. The analysis of such distributed applications requires that the effe...
Cyrille Valentin Artho