Sciweavers

165 search results - page 1 / 33
» From the bitstream to the netlist
Sort
View
FPGA
2008
ACM
623views FPGA» more  FPGA 2008»
13 years 6 months ago
From the bitstream to the netlist
We present an in-depth analysis of the Xilinx bitstream format. The information gathered in this paper allows bitstream compilation and decompilation. While not actually compromis...
Jean-Baptiste Note, Éric Rannaud
RSP
1999
IEEE
122views Control Systems» more  RSP 1999»
13 years 9 months ago
Incremental Compilation for Logic Emulation
Over the past decade, the steady growth rate of FPGA device capacities has enabled the development of multi-FPGA prototyping environments capable of implementing millions of logic...
Russell Tessier
CF
2004
ACM
13 years 8 months ago
Platform-independent methodology for partial reconfiguration
In this paper we present a novel methodology for partial (re-)configuration that can be used for most bitstream configured hardware (HW). In particular low priced and not for part...
Dirk Koch, Jürgen Teich
ISCAS
2006
IEEE
146views Hardware» more  ISCAS 2006»
13 years 11 months ago
XML-based customization along the scalability axes of H.264/AVC scalable video coding
Abstract— The heterogeneity in the current and future multimedia environment requires an elegant adaptation framework for the production and consumption of different kinds of mul...
Davy De Schrijver, Wesley De Neve, Koen De Wolf, S...
ICIP
2004
IEEE
14 years 6 months ago
The seamlessly multiplexed embedded codec (SMEC) and its application in image coding
The landmark JPEG 2000 image compression standard offers not only superior compression performance, but also incredible flexibility. The compressed bitstream of JPEG 2000 can be f...
Jin Li