Sciweavers

25 search results - page 5 / 5
» Harmonious internal clock synchronization
Sort
View
ET
2002
122views more  ET 2002»
13 years 5 months ago
Using At-Speed BIST to Test LVDS Serializer/Deserializer Function
LVDS is the acronym for Low-Voltage-DifferentialSignaling and is described in both the ANSI/TIA/EIA644 and IEEE 1596.3 standards. High performance yet Low Power and EMI have made ...
Magnus Eckersand, Fredrik Franzon, Ken Filliter
DAC
1997
ACM
13 years 10 months ago
A C-Based RTL Design Verification Methodology for Complex Microprocessor
Cr, As the complexity of high-performance microprocessor increases, functional verification becomes more and more difficult and RTL simulation emerges as the bottleneck of the des...
Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon ...
SIGMETRICS
2002
ACM
115views Hardware» more  SIGMETRICS 2002»
13 years 5 months ago
Maximum likelihood network topology identification from edge-based unicast measurements
Network tomography is a process for inferring "internal" link-level delay and loss performance information based on end-to-end (edge) network measurements. These methods...
Mark Coates, Rui Castro, Robert Nowak, Manik Gadhi...
ISCAS
2007
IEEE
113views Hardware» more  ISCAS 2007»
14 years 6 hour ago
A Low Power 4-bit Interleaved Burst Sampling ADC for Sub-GHz Impulse UWB Radio
Abstract—This paper presents a low power 4-bit ADC for subGHz Ultra Wideband (UWB) receivers. The power efficiency is achieved by taking advantage of the low duty cycle feature o...
Xiaodong Zhang, Magdy Bayoumi
CDC
2010
IEEE
161views Control Systems» more  CDC 2010»
13 years 24 days ago
Circadian system modeling and phase control
Circadian rhythms are biological processes found in all living organisms, from plants to insects to mammals that repeat with a period close to, but not exactly, 24 hours. In the ab...
Jiaxiang Zhang, Andrew Bierman, John T. Wen, Agung...