Sciweavers

54 search results - page 1 / 11
» High Speed Channel Coding Architectures for the Uncoordinate...
Sort
View
ASAP
2006
IEEE
85views Hardware» more  ASAP 2006»
13 years 11 months ago
High Speed Channel Coding Architectures for the Uncoordinated OR Channel
Herwin Chan, Miguel Griot, Andres I. Vila Casado, ...
VTC
2006
IEEE
103views Communications» more  VTC 2006»
13 years 10 months ago
Channel Adaptive CQI Reporting Schemes for UMTS High-Speed Downlink Packet Access
— HSDPA (High-Speed Downlink Packet Access) is an evolved UMTS packet scheme that delivers increased user peak data rates and supports quality of service. A key technique support...
Soo-Yong Jeon, Dong-Ho Cho
ICDCSW
2003
IEEE
13 years 10 months ago
Dynamic Resource Control for High-Speed Downlink Packet Access Wireless Channel
It is a challenging task to provide Quality of Service (QoS) control for a shared high-speed downlink packet access (HSDPA) wireless channel. In this paper, we first propose a ne...
Huai-Rong Shao, Chia Shen, Daqing Gu, Jinyun Zhang...
GLVLSI
2005
IEEE
132views VLSI» more  GLVLSI 2005»
13 years 10 months ago
FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
Abdallah Merhebi, Otmane Aït Mohamed
DATE
2004
IEEE
131views Hardware» more  DATE 2004»
13 years 8 months ago
Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures
The increasing complexity of system-on-chip (SOC) integrated circuits has spurred the development of versatile automatic test equipment (ATE) that can simultaneously drive differe...
Anuja Sehgal, Krishnendu Chakrabarty