Sciweavers

58 search results - page 4 / 12
» Implementing communications systems on an SDR SoC
Sort
View
JSA
2010
158views more  JSA 2010»
13 years 11 days ago
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...
CCR
2011
13 years 18 days ago
Papyrus: a software platform for distributed dynamic spectrum sharing using SDRs
Proliferation and innovation of wireless technologies require significant amounts of radio spectrum. Recent policy reforms by the FCC are paving the way by freeing up spectrum fo...
Lei Yang, Zengbin Zhang, Wei Hou, Ben Y. Zhao, Hai...
ARC
2010
Springer
126views Hardware» more  ARC 2010»
13 years 3 months ago
Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip
The SIMD parallel systems play a crucial role in the field of intensive signal processing. For most the parallel systems, communication networks are considered as one of the challe...
Mouna Baklouti, Philippe Marquet, Jean-Luc Dekeyse...
DATE
2003
IEEE
119views Hardware» more  DATE 2003»
13 years 11 months ago
IPSIM: SystemC 3.0 Enhancements for Communication Refinement
Refinement is a key methodology for SoC design. The proposed IPSIM design environment, based on a C++ modeling library developed on top of SystemC 3.0, supports an object-oriented...
Marcello Coppola, Stephane Curaba, Miltos D. Gramm...
TVLSI
2008
164views more  TVLSI 2008»
13 years 5 months ago
Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
The on-chip communication architecture is a major determinant of overall performance in complex System-on-Chip (SoC) designs. Since the communication requirements of SoC components...
Krishna Sekar, Kanishka Lahiri, Anand Raghunathan,...