Sciweavers

2101 search results - page 2 / 421
» Improving the performance of DSP systems for MIMO processing
Sort
View
ICASSP
2010
IEEE
13 years 10 days ago
Multichannel-compressive estimation of doubly selective channels in MIMO-OFDM systems: Exploiting and enhancing joint sparsity
We propose a compressive estimator of doubly selective channels within pulse-shaping multicarrier MIMO systems (including MIMOOFDM as a special case). The use of multichannel comp...
Daniel Eiwen, Georg Tauböck, Franz Hlawatsch,...
VLSISP
2008
100views more  VLSISP 2008»
13 years 5 months ago
Memory-constrained Block Processing for DSP Software Optimization
Digital signal processing (DSP) applications involve processing long streams of input data. It is important to take into account this form of processing when implementing embedded ...
Ming-Yung Ko, Chung-Ching Shen, Shuvra S. Bhattach...
ERSA
2006
133views Hardware» more  ERSA 2006»
13 years 6 months ago
An FPGA based Co-Design Architecture for MIMO Lattice Decoders
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
Cao Liang, Jing Ma, Xin-Ming Huang
PCM
2004
Springer
149views Multimedia» more  PCM 2004»
13 years 10 months ago
High-Performance Motion-JPEG2000 Encoder Using Overlapped Block Transferring and Pipelined Processing
This paper presents effective DSP implementation strategies for real-time JPEG2000 encoder system, an overlapped block transferring (OBT) for DWT and a pipelined processing of pas...
Byeong-Doo Choi, Min-Cheol Hwang, Ju-Hun Nam, Kyun...
ISCAS
2003
IEEE
147views Hardware» more  ISCAS 2003»
13 years 10 months ago
Parameterized and low power DSP core for embedded systems
Conventional ASIC designs are hard to be customized. Therefore DSP core-based ASIC design has potentially large payoff. This approach not only supports improved performance but al...
Ya-Lan Tsao, Ming Hsuan Tan, Jun-Xian Teng, Shyh-J...