Sciweavers

555 search results - page 3 / 111
» Iris Recognition Algorithm Optimized for Hardware Implementa...
Sort
View
DAC
2005
ACM
14 years 6 months ago
Hardware speech recognition for user interfaces in low cost, low power devices
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer
ICPR
2006
IEEE
14 years 6 months ago
An Anatomy of IrisCode for Precise Phase Representation
IrisCode, a widely deployed iris recognition algorithm, developed in 1993 and continuously modified by Daugman has attracted considerable attentions. IrisCode using a coarse phase...
Adams Wai-Kin Kong, David Zhang, Mohamed Kamel
EVOW
2003
Springer
13 years 11 months ago
GAME-HDL: Implementation of Evolutionary Algorithms Using Hardware Description Languages
Evolutionary Algorithms (EAs) have been proposed as a very powerful heuristic optimization technique to solve complex problems. Many case studies have shown that they work very eff...
Rolf Drechsler, Nicole Drechsler
ISCAS
2006
IEEE
163views Hardware» more  ISCAS 2006»
13 years 11 months ago
ASIC hardware implementation of the IDEA NXT encryption algorithm
— Symmetric-key block ciphers are often used to provide data confidentiality with low complexity, especially in the case of dedicated hardware implementations. IDEA NXT is a nov...
Marco Macchetti, Wenyu Chen
ICCD
2004
IEEE
112views Hardware» more  ICCD 2004»
14 years 2 months ago
Reducing Issue Queue Power for Multimedia Applications using a Feedback Control Algorithm
In this work, we propose a dynamic power-aware issue queue in a general-purpose microprocessor for multimedia applications. Its resources can be adapted at runtime in accordance w...
Yu Bai, R. Iris Bahar