Sciweavers

Share
49 search results - page 1 / 10
» Multi-clock Soc design using protocol conversion
Sort
View
DATE
2009
IEEE
87views Hardware» more  DATE 2009»
9 years 10 months ago
Multi-clock Soc design using protocol conversion
The automated design of SoCs from pre-selected IPs that may require different clocks is challenging because of the following issues. Firstly, protocol mismatches between IPs need ...
Roopak Sinha, Partha S. Roop, Samik Basu, Zoran Sa...
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
9 years 7 months ago
Generalized Latency-Insensitive Systems for Single-Clock and Multi-Clock Architectures
Latency-insensitive systems were recently proposed by Carloni et al. as a correct-by-construction methodology for single-clock system-on-a-chip (SoC) design using predesigned IP b...
Montek Singh, Michael Theobald
ASPDAC
2007
ACM
90views Hardware» more  ASPDAC 2007»
9 years 8 months ago
Protocol Transducer Synthesis using Divide and Conquer approach
One of the efficient design methodologies for large scale System on a Chip (SoC) is IP-based design. In this methodology, a system is considered as a set of components and intercon...
Shigeru Watanabe, Kenshu Seto, Y. Ishikawa, Satosh...
VLSID
2008
IEEE
122views VLSI» more  VLSID 2008»
10 years 4 months ago
A Module Checking Based Converter Synthesis Approach for SoCs
Protocol conversion involves the use of a converter to control communication between two or more protocols such that desired system-level specifications can be satisfied. We invest...
Roopak Sinha, Partha S. Roop, Samik Basu
ARC
2009
Springer
165views Hardware» more  ARC 2009»
9 years 10 months ago
Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform
Abstract. Most hardware/software codesigns of Elliptic Curve Cryptography only have one central control unit, typically a 32 bit or 8 bit processor core. With the ability of integr...
Xu Guo, Patrick Schaumont
books