Sciweavers

49 search results - page 3 / 10
» Multi-clock Soc design using protocol conversion
Sort
View
IUI
2000
ACM
13 years 9 months ago
More than just a pretty face: affordances of embodiment
Prior research into embodied interface agents has found that users like them and find them engaging. In this paper, we argue that embodiment can serve an even stronger function if...
Justine Cassell, Timothy W. Bickmore, Hannes H&oum...
DATE
2009
IEEE
126views Hardware» more  DATE 2009»
13 years 11 months ago
Fast and accurate protocol specific bus modeling using TLM 2.0
—The need to have Transaction Level models early in the design cycle is becoming more and more important to shorten the development times of complex Systems-on-Chip (SoC). These ...
H. W. M. van Moll, Henk Corporaal, Víctor R...
ASAP
2008
IEEE
167views Hardware» more  ASAP 2008»
13 years 11 months ago
Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms
Process technology has reduced in size such that it is possible to implement complete applicationspecific architectures as Systems-on-Chip (SoCs) using both Application-Specific I...
David Dickin, Lesley Shannon
VLSID
2004
IEEE
119views VLSI» more  VLSID 2004»
14 years 5 months ago
Bridge Over Troubled Wrappers: Automated Interface Synthesis
System-on-Chip (SoC) design methodologies rely heavily on reuse of intellectual property (IP) blocks. IP reuse is a labour intensive and time consuming process as IP blocks often ...
Vijay D'Silva, S. Ramesh, Arcot Sowmya
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
13 years 10 months ago
HIBI-based multiprocessor SoC on FPGA
Abstract — FPGAs offer excellent platform for System-onChips consisting of Intellectual Property (IP) blocks. The problem is that IP blocks and their interconnections are often F...
Erno Salminen, Ari Kulmala, Timo D. Hämä...