Sciweavers

198 search results - page 1 / 40
» Multicore Devices: A New Generation of Reconfigurable Archit...
Sort
View
ERSA
2008
145views Hardware» more  ERSA 2008»
13 years 6 months ago
Multicore Devices: A New Generation of Reconfigurable Architectures
For two decades, reconfigurable computing systems have provided an attractive alternative to fixed hardware solutions. Reconfigurable computing systems have demonstrated the low c...
Steven A. Guccione
FPGA
2006
ACM
117views FPGA» more  FPGA 2006»
13 years 8 months ago
Context-free-grammar based token tagger in reconfigurable devices
In this paper, we present reconfigurable hardware architecture for detecting semantics of streaming data on 1+ Gbps networks. The design leverages on the characteristics of contex...
Young H. Cho, James Moscola, John W. Lockwood
FCCM
1998
IEEE
149views VLSI» more  FCCM 1998»
13 years 9 months ago
Configuration Compression for the Xilinx XC6200 FPGA
One of the major overheads in reconfigurable computing is the time it takes to reconfigure the devices in the system. This overhead limits the speedups possible in this exciting n...
Scott Hauck, Zhiyuan Li, Eric J. Schwabe
DATE
2009
IEEE
136views Hardware» more  DATE 2009»
13 years 11 months ago
Reconfigurable circuit design with nanomaterials
—It is generally acknowledged that nanoelectronics will eventually replace traditional silicon CMOS in high-performance integrated circuits. To that end, considerable investments...
Chen Dong, Scott Chilstedt, Deming Chen
DATE
2009
IEEE
149views Hardware» more  DATE 2009»
13 years 11 months ago
An ILP formulation for task mapping and scheduling on multi-core architectures
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...
Ying Yi, Wei Han, Xin Zhao, Ahmet T. Erdogan, Tugh...