Sciweavers

19 search results - page 3 / 4
» New static compaction techniques of test sequences for seque...
Sort
View
DATE
1997
IEEE
109views Hardware» more  DATE 1997»
13 years 9 months ago
Sequential circuit test generation using dynamic state traversal
A new method for state justi cation is proposed for sequential circuit test generation. The linear list of states dynamically obtained during the derivation of test vectors is use...
Michael S. Hsiao, Elizabeth M. Rudnick, Janak H. P...
ICCAD
1998
IEEE
116views Hardware» more  ICCAD 1998»
13 years 10 months ago
On primitive fault test generation in non-scan sequential circuits
A method is presented for identifying primitive path-delay faults in non-scan sequential circuits and generating robust tests for all robustly testable primitive faults. It uses t...
Ramesh C. Tekumalla, Premachandran R. Menon
VTS
1996
IEEE
126views Hardware» more  VTS 1996»
13 years 10 months ago
Automatic test generation using genetically-engineered distinguishing sequences
A fault-oriented sequential circuit test generator is described in which various types of distinguishing sequences are derived, both statically and dynamically, to aid the test ge...
Michael S. Hsiao, Elizabeth M. Rudnick, Janak H. P...
TCAD
1998
110views more  TCAD 1998»
13 years 5 months ago
Application of genetically engineered finite-state-machine sequences to sequential circuit ATPG
—New methods for fault-effect propagation and state justification that use finite-state-machine sequences are proposed for sequential circuit test generation. Distinguishing se...
Michael S. Hsiao, Elizabeth M. Rudnick, Janak H. P...
VTS
2000
IEEE
113views Hardware» more  VTS 2000»
13 years 10 months ago
Hidden Markov and Independence Models with Patterns for Sequential BIST
We propose a novel BIST technique for non-scan sequential circuits which does not modify the circuit under test. It uses a learning algorithm to build a hardware test sequence gen...
Laurent Bréhélin, Olivier Gascuel, G...