Sciweavers

621 search results - page 124 / 125
» Next Generation Network Processors
Sort
View
MICRO
2008
IEEE
119views Hardware» more  MICRO 2008»
14 years 16 days ago
The StageNet fabric for constructing resilient multicore systems
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...
ASPDAC
2007
ACM
108views Hardware» more  ASPDAC 2007»
13 years 10 months ago
Software Performance Estimation in MPSoC Design
- Estimation tools are a key component of system-level methodologies, enabling a fast design space exploration. Estimation of software performance is essential in current software-...
Márcio Oyamada, Flávio Rech Wagner, ...
CODES
2007
IEEE
13 years 10 months ago
Influence of procedure cloning on WCET prediction
For the worst-case execution time (WCET) analysis, especially loops are an inherent source of unpredictability and loss of precision. This is caused by the difficulty to obtain sa...
Paul Lokuciejewski, Heiko Falk, Martin Schwarzer, ...
PPL
2008
185views more  PPL 2008»
13 years 6 months ago
On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungso...
GLOBECOM
2010
IEEE
13 years 4 months ago
Passively Controllable Smart Antennas
Abstract-- This work deals with devising a secure, powerefficient, beam-steerable and on-chip transmission system for wireless sensor networks. A passively controllable smart (PCS)...
Javad Lavaei, Aydin Babakhani, Ali Hajimiri, John ...