Sciweavers

60 search results - page 2 / 12
» Optimization of Area and Delay at Gate-Level in Multiple Con...
Sort
View
ARITH
2003
IEEE
13 years 11 months ago
Some Optimizations of Hardware Multiplication by Constant Matrices
This paper presents some improvements on the optimization of hardware multiplication by constant matrices. We focus on the automatic generation of circuits that involve constant m...
Nicolas Boullis, Arnaud Tisserand
SBCCI
2009
ACM
187views VLSI» more  SBCCI 2009»
13 years 10 months ago
Design of low complexity digital FIR filters
The multiplication of a variable by multiple constants, i.e., the multiple constant multiplications (MCM), has been a central operation and performance bottleneck in many applicat...
Levent Aksoy, Diego Jaccottet, Eduardo Costa
VTC
2006
IEEE
101views Communications» more  VTC 2006»
13 years 11 months ago
A Virtual Slot Multiple Access for IEEE 802.15.3 High-Rate Wireless Personal Area Networks
—The IEEE 802.15.3 has introduced a type of time division multiple access (TDMA) which allocates the variable length of timeslot within a constant time interval. However, it need...
Do-Youn Hwang, Eui Hyeok Kwon, Jae-Sung Lim
ISCAS
2005
IEEE
147views Hardware» more  ISCAS 2005»
13 years 11 months ago
A heuristic approach for multiple restricted multiplication
— This paper introduces a heuristic solution to the multiple restricted multiplication (MRM) optimization problem. MRM refers to a situation where a single variable is multiplied...
Nalin Sidahao, George A. Constantinides, Peter Y. ...
FCCM
2002
IEEE
174views VLSI» more  FCCM 2002»
13 years 10 months ago
PAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAs
This paper explores the implications of integrating flexible module generation into a compiler for FPGAs. The objective is to improve the programmabilityof FPGAs, or in other wor...
Oskar Mencer