Sciweavers

13 search results - page 2 / 3
» PMOS breakdown effects on digital circuits - Modeling and an...
Sort
View
FPGA
1997
ACM
118views FPGA» more  FPGA 1997»
13 years 10 months ago
Improving Functional Density Through Run-Time Constant Propagation
Circuit specialization techniques such as constant propagation are commonly used to reduce both the hardware resources and cycle time of digital circuits. When recon gurable FPGAs...
Michael J. Wirthlin, Brad L. Hutchings
DATE
2009
IEEE
202views Hardware» more  DATE 2009»
14 years 16 days ago
Design as you see FIT: System-level soft error analysis of sequential circuits
Soft errors in combinational and sequential elements of digital circuits are an increasing concern as a result of technology scaling. Several techniques for gate and latch hardeni...
Daniel Holcomb, Wenchao Li, Sanjit A. Seshia
DAC
2010
ACM
13 years 6 months ago
Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations
We study diagnosis of segments on speedpaths that fail the timing constraint at the post-silicon stage due to manufacturing variations. We propose a formal procedure that is appli...
Lin Xie, Azadeh Davoodi, Kewal K. Saluja
VLSID
2007
IEEE
149views VLSI» more  VLSID 2007»
14 years 6 months ago
Efficient and Accurate Statistical Timing Analysis for Non-Linear Non-Gaussian Variability With Incremental Attributes
Title of thesis: EFFICIENT AND ACCURATE STATISTICAL TIMING ANALYSIS FOR NON-LINEAR NON-GAUSSIAN VARIABILITY WITH INCREMENTAL ATTRIBUTES Ashish Dobhal, Master of Science, 2006 Thes...
Ashish Dobhal, Vishal Khandelwal, Ankur Srivastava
ICCAD
2002
IEEE
129views Hardware» more  ICCAD 2002»
14 years 2 months ago
Transmission line design of clock trees
We investigate appropriate regimes for transmission line propagation of signals on digital integrated circuits. We start from exact solutions to the transmission line equations pr...
Rafael Escovar, Roberto Suaya