Sciweavers

88 search results - page 2 / 18
» Parallel Logic Simulation of VLSI Systems
Sort
View
VLSI
2007
Springer
13 years 11 months ago
Simulation of hybrid computer architectures: simulators, methodologies and recommendations
— In the future, high performance computing systems may consist of multiple multicore processors and reconfigurable logic coprocessors. Industry trends indicate that such coproc...
Pranav Vaidya, Jaehwan John Lee
GLVLSI
2003
IEEE
152views VLSI» more  GLVLSI 2003»
13 years 10 months ago
Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs
The realization of fast datapaths in signal processing environments requires fastest, power efficient logic styles with synchronous behavior. This paper presents a method to combi...
Frank Grassert, Dirk Timmermann
FCCM
2002
IEEE
119views VLSI» more  FCCM 2002»
13 years 10 months ago
Using On-Chip Configurable Logic to Reduce Embedded System Software Energy
We examine the energy savings possible by re-mapping critical software loops from a microprocessor to configurable logic appearing on the same-chip in commodity chips now commerci...
Greg Stitt, Brian Grattan, Jason R. Villarreal, Fr...
GLVLSI
2003
IEEE
140views VLSI» more  GLVLSI 2003»
13 years 10 months ago
Exploiting multiple functionality for nano-scale reconfigurable systems
It is likely that it will become increasingly difficult to manufacture the complex, heterogeneous logic structures that characterise current reconfigurable logic systems. As a res...
Paul Beckett
ISCAS
2005
IEEE
132views Hardware» more  ISCAS 2005»
13 years 11 months ago
Parallelism/regularity-driven MIMO detection algorithm design
Efficient VLSI implementation of multiple-input multiple-output (MIMO) detectors plays an important role in the real-life implementation of MIMO communication systems. However, m...
Tong Zhang, Yan Xin, Sizhong Chen