Sciweavers

14 search results - page 3 / 3
» Parallel-pipelined architecture for 2-D ICT VLSI implementat...
Sort
View
VLSID
2007
IEEE
146views VLSI» more  VLSID 2007»
14 years 5 months ago
Architecting Microprocessor Components in 3D Design Space
Interconnect is one of the major concerns in current and future microprocessor designs from both performance and power consumption perspective. The emergence of three-dimensional ...
Balaji Vaidyanathan, Wei-Lun Hung, Feng Wang 0004,...
ISVLSI
2005
IEEE
169views VLSI» more  ISVLSI 2005»
13 years 10 months ago
High Performance Array Processor for Video Decoding
high NRE cost. Therefore, general purpose programmable processors using software to perform various functions become more attractive since programmability can simplify system devel...
J. Lee, Narayanan Vijaykrishnan, Mary Jane Irwin
DATE
2006
IEEE
171views Hardware» more  DATE 2006»
13 years 11 months ago
Dynamic bit-width adaptation in DCT: image quality versus computation energy trade-off
We present a dynamic bit-width adaptation scheme in DCT applications for efficient trade-off between image quality and computation energy. Based on sensitivity differences of 64 ...
Jongsun Park, Jung Hwan Choi, Kaushik Roy
ISCAS
1995
IEEE
114views Hardware» more  ISCAS 1995»
13 years 8 months ago
Delta-Sigma Converters Using Frequency-Modulated Intermediate Values
Abstract— This paper describes a new first and secondorder delta-sigma modulator (DSM) concept where the first integrator is extracted and implemented by a FM oscillator with t...
Mats Erling Høvin, Alf Olsen, Tor Sverre La...