Sciweavers

94 search results - page 1 / 19
» Parallelized Architecture of Multiple Classifiers for Face D...
Sort
View
ASAP
2009
IEEE
102views Hardware» more  ASAP 2009»
13 years 10 months ago
Parallelized Architecture of Multiple Classifiers for Face Detection
Junguk Cho, Bridget Benson, Shahnam Mirzaei, Ryan ...
FPGA
2009
ACM
343views FPGA» more  FPGA 2009»
13 years 11 months ago
Fpga-based face detection system using Haar classifiers
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...
SASP
2009
IEEE
238views Hardware» more  SASP 2009»
13 years 11 months ago
Hardware acceleration of multi-view face detection
—This paper presents a parallelized architecture for hardware acceleration of multi-view face detection. In our architecture, the multi-view face detection system generates rotat...
Junguk Cho, Bridget Benson, Ryan Kastner
ICIP
2002
IEEE
14 years 6 months ago
Hybrid and parallel face classifier based on artificial neural networks and principal component analysis
We present a hybrid and parallel system based on artificial neural networks for a face invariant classifier and general pattern recognition problems. A set of face features is ext...
Peter V. Bazanov, Tae-Kyun Kim, Seok-Cheol Kee, Sa...
ICPR
2006
IEEE
14 years 6 months ago
Modification of the AdaBoost-based Detector for Partially Occluded Faces
While face detection seems a solved problem under general conditions, most state-of-the-art systems degrade rapidly when faces are partially occluded by other objects. This paper ...
Jie Chen, Shiguang Shan, Shengye Yan, Xilin Chen, ...