Sciweavers

18 search results - page 1 / 4
» Performance Evaluation of High-Speed Interconnects Using Den...
Sort
View
ICPPW
2005
IEEE
13 years 10 months ago
Performance Evaluation of High-Speed Interconnects Using Dense Communication Patterns
We study the performance of high-speed interconnects using a set of communication micro-benchmarks. The goal is to identify certain limiting factors and bottlenecks with these int...
Rod Fatoohi, Ken Kardys, Sumy Koshy, Soundarya Siv...
IPPS
1998
IEEE
13 years 8 months ago
Eliminating the Protocol Stack for Socket Based Communication in Shared Memory Interconnects
We show how the traditional protocol stack, such as TCP/IP, can be eliminated for socket based high speed communication within a cluster. The SCI shared memory interconnect is used...
Stein Jørgen Ryan, Haakon Bryhni
CN
2006
161views more  CN 2006»
13 years 4 months ago
A multimedia traffic modeling framework for simulation-based performance evaluation studies
The emergence of high-speed communication systems has enabled the support of complex multimedia applications. The traffic patterns generated by such applications are likely to be ...
Assen Golaup, Hamid Aghvami
JSS
2006
104views more  JSS 2006»
13 years 4 months ago
Modelling and simulation of off-chip communication architectures for high-speed packet processors
In this work, we propose a visual, custom-designed, event-driven interconnect simulation framework to evaluate the performance of off-chip multi-processor/memory communications ar...
Jacob Engel, Daniel Lacks, Taskin Koçak
MICRO
2010
IEEE
130views Hardware» more  MICRO 2010»
13 years 2 months ago
Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks
As the number of cores on a single chip increases with more recent technologies, a packet-switched on-chip interconnection network has become a de facto communication paradigm for ...
Minseon Ahn, Eun Jung Kim