Sciweavers

114 search results - page 3 / 23
» Performance and Overhead in a Hybrid Reconfigurable Computer
Sort
View
ISCAS
2003
IEEE
129views Hardware» more  ISCAS 2003»
13 years 11 months ago
SONICmole: a debugging environment for the UltraSONIC reconfigurable computer
Reconfigurable Computers based on a combination of conventional microprocessors and Field Programmable Gate Arrays (FPGAs) presents new challenges to designers. Debugging on such ...
Theerayod Wiangtong, Chun Te Ewe, Peter Y. K. Cheu...
IPPS
2006
IEEE
14 years 14 hour ago
Reducing reconfiguration time of reconfigurable computing systems in integrated temporal partitioning and physical design framew
In reconfigurable systems, reconfiguration latency is a very important factor impact the system performance. In this paper, a framework is proposed that integrates the temporal pa...
Farhad Mehdipour, Morteza Saheb Zamani, H. R. Ahma...
MIDDLEWARE
2009
Springer
14 years 16 days ago
MANETKit: Supporting the Dynamic Deployment and Reconfiguration of Ad-Hoc Routing Protocols
The innate dynamicity and complexity of mobile ad-hoc networks (MANETs) has resulted in numerous ad-hoc routing protocols being proposed. Furthermore, numerous variants and hybrids...
Rajiv Ramdhany, Paul Grace, Geoff Coulson, David H...
DATE
2004
IEEE
107views Hardware» more  DATE 2004»
13 years 9 months ago
A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms
In this paper, we propose a methodology for partitioning and mapping computational intensive applications in reconfigurable hardware blocks of different granularity. A generic hyb...
Michalis D. Galanis, Athanasios Milidonis, George ...
DAC
2002
ACM
14 years 7 months ago
Exploiting operation level parallelism through dynamically reconfigurable datapaths
Increasing non-recurring engineering (NRE) and mask costs are making it harder to turn to hardwired Application Specific Integrated Circuit (ASIC) solutions for high performance a...
Zhining Huang, Sharad Malik