Sciweavers

8 search results - page 1 / 2
» Pessimism reduction in coupling-aware static timing analysis...
Sort
View
ASPDAC
2008
ACM
104views Hardware» more  ASPDAC 2008»
13 years 6 months ago
Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering
With continued scaling of technology into nanometer regimes, the impact of coupling induced delay variations is significant. While several coupling-aware static timers have been pr...
Debasish Das, Kip Killpack, Chandramouli V. Kashya...
ISQED
2006
IEEE
85views Hardware» more  ISQED 2006»
13 years 11 months ago
Pessimism Reduction In Static Timing Analysis Using Interdependent Setup and Hold Times
— A methodology is proposed for interdependent setup time and hold time characterization of sequential circuits. Integrating the methodology into an industrial sign-off static ti...
Emre Salman, Eby G. Friedman, Ali Dasdan, Feroze T...
VLSID
2004
IEEE
111views VLSI» more  VLSID 2004»
14 years 5 months ago
Improved Approach for Noise Propagation to Identify Functional Noise Violations
This paper targets at reducing the crosstalk noise closure time by filtering the set of false violations. We propose two approaches to reduce the pessimism in the crosstalk noise ...
Sachin Shrivastava, Dhanoop Varghese, Vikas Narang...
ASPDAC
2006
ACM
157views Hardware» more  ASPDAC 2006»
13 years 11 months ago
Delay modeling and static timing analysis for MTCMOS circuits
- One of the critical issues in MTCMOS design is how to estimate a circuit delay quickly. In this paper, we propose a delay modeling and static timing analysis (STA) methodology ta...
Naoaki Ohkubo, Kimiyoshi Usami
DAC
2008
ACM
14 years 5 months ago
On the role of timing masking in reliable logic circuit design
Soft errors, once only of concern in memories, are beginning to affect logic as well. Determining the soft error rate (SER) of a combinational circuit involves three main masking ...
Smita Krishnaswamy, Igor L. Markov, John P. Hayes