Sciweavers

18 search results - page 2 / 4
» Platform-independent methodology for partial reconfiguration
Sort
View
FPL
2004
Springer
147views Hardware» more  FPL 2004»
13 years 11 months ago
Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs
Current trends show that partial and dynamic reconfiguration can be used in adaptive systems. These systems are able to adapt themselves to the demand of their environment during r...
Brandon Blodget, Christophe Bobda, Michael Hü...
VLSID
2005
IEEE
128views VLSI» more  VLSID 2005»
14 years 5 months ago
On-Line Synthesis for Partially Reconfigurable FPGAs
An important application of dynamically and partially reconfigurable computing platforms is in dynamic task allocation and execution. On-line synthesis, on-line placement and on-l...
Renqiu Huang, Ranga Vemuri
DAC
2002
ACM
14 years 6 months ago
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
Edson L. Horta, John W. Lockwood, David E. Taylor,...
ERSA
2008
185views Hardware» more  ERSA 2008»
13 years 7 months ago
Design Framework for Partial Run-Time FPGA Reconfiguration
Partial reconfiguration (PR) reveals many opportunities for integration into FPGA design for potential system optimizations such as reduced area, increased performance, and increa...
Chris Conger, Ann Gordon-Ross, Alan D. George
FPL
2007
Springer
125views Hardware» more  FPL 2007»
13 years 11 months ago
Run-time Partial Reconfiguration for Removal, Placement and Routing on the Virtex-II-Pro
Reconfigurable computing entails the utilization of a generalpurpose processor augmented with a reconfigurable hardware structure (usually an FPGA). Normally, a complete recon...
Stefan Raaijmakers, Stephan Wong