Sciweavers

351 search results - page 3 / 71
» Plug-and-Play Architectural Design and Verification
Sort
View
VLSID
2002
IEEE
149views VLSI» more  VLSID 2002»
14 years 5 months ago
Development of ASIC Chip-Set for High-End Network Processing Application-A Case Study
Choosing the right methodology is a significant step towards successful VLSI designs. Traditional methodologies and tools are no longer adequate to handle large and complex design...
Sanjeev Patel
DAC
2002
ACM
14 years 5 months ago
A comparison of three verification techniques: directed testing, pseudo-random testing and property checking
This paper describes the verification of two versions of a bridge between two on-chip buses. The verification was performed just as the Infineon Technologies Design Centre in Bris...
Mike Bartley, Darren Galpin, Tim Blackmore
DAC
2009
ACM
14 years 5 months ago
The day Sherlock Holmes decided to do EDA
Semiconductor design companies are in a continuous search for design tools that address the ever increasing chip design complexity coupled with strict time-to-market schedules and...
Andreas G. Veneris, Sean Safarpour
ICSE
2007
IEEE-ACM
14 years 4 months ago
Plug-and-Play Architectural Design and Verification
Abstract. In software architecture, components represent the computational units of a system and connectors represent the interactions among those units. Making decisions about the...
Shangzhu Wang, George S. Avrunin, Lori A. Clarke
HICSS
2003
IEEE
98views Biometrics» more  HICSS 2003»
13 years 10 months ago
Field Modifiable Architecture with FPGAs and its Design/Verification/Debugging Methodologies
Masahiro Fujita, Satoshi Komatsu, Hiroshi Saito, K...