Sciweavers

129 search results - page 2 / 26
» Reflections on the memory wall
Sort
View
HOTI
2008
IEEE
13 years 11 months ago
OCDIMM: Scaling the DRAM Memory Wall Using WDM Based Optical Interconnects
—We present OCDIMM (Optically Connected DIMM), a CPU-DRAM interface that takes advantage of multiwavelength optical interconnects. We show that OCDIMM has at least three key bene...
Amit Hadke, Tony Benavides, S. J. Ben Yoo, Rajeeva...
ISCA
2009
IEEE
152views Hardware» more  ISCA 2009»
13 years 11 months ago
Scaling the bandwidth wall: challenges in and avenues for CMP scaling
As transistor density continues to grow at an exponential rate in accordance to Moore’s law, the goal for many Chip Multi-Processor (CMP) systems is to scale the number of on-ch...
Brian M. Rogers, Anil Krishna, Gordon B. Bell, Ken...
ISCA
2010
IEEE
413views Hardware» more  ISCA 2010»
13 years 10 months ago
Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing
As CMOS scales beyond the 45nm technology node, leakage concerns are starting to limit microprocessor performance growth. To keep dynamic power constant across process generations...
Xiaochen Guo, Engin Ipek, Tolga Soyata
ICCS
2005
Springer
13 years 10 months ago
A Computational Risk Assessment Model for Breakwaters
: In the reliability-risk assessment, the second order reliability index method and the Conditional Expectation Monte Carlo (CEMC) simulation were interrelated as a new Level III a...
Can Elmar Balas