Sciweavers

110 search results - page 2 / 22
» Reliable Cache Architectures and Task Scheduling for Multipr...
Sort
View
CASES
2006
ACM
13 years 11 months ago
Integrated scratchpad memory optimization and task scheduling for MPSoC architectures
Multiprocessor system-on-chip (MPSoC) is an integrated circuit containing multiple instruction-set processors on a single chip that implements most of the functionality of a compl...
Vivy Suhendra, Chandrashekar Raghavan, Tulika Mitr...
CODES
2011
IEEE
12 years 5 months ago
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems
Reliability is a major requirement for most safety-related systems. To meet this requirement, fault-tolerant techniques such as hardware replication and software re-execution are ...
Jia Huang, Jan Olaf Blech, Andreas Raabe, Christia...
DATE
2005
IEEE
135views Hardware» more  DATE 2005»
13 years 11 months ago
Compositional Memory Systems for Multimedia Communicating Tasks
Conventional cache models are not suited for real-time parallel processing because tasks may flush each other’s data out of the cache in an unpredictable manner. In this way th...
Anca Mariana Molnos, Marc J. M. Heijligers, Sorin ...
DATE
2009
IEEE
140views Hardware» more  DATE 2009»
14 years 4 days ago
Lifetime reliability-aware task allocation and scheduling for MPSoC platforms
With the relentless scaling of semiconductor technology, the lifetime reliability of embedded multiprocessor platforms has become one of the major concerns for the industry. If th...
Lin Huang, Feng Yuan, Qiang Xu
DATE
2010
IEEE
153views Hardware» more  DATE 2010»
13 years 9 months ago
Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint
In this paper, we consider energy minimization for multiprocessor system-on-a-chip (MPSoC) under lifetime reliability constraint of the system, which has become a serious concern ...
Lin Huang, Qiang Xu