Sciweavers

149 search results - page 29 / 30
» Software Thread Integration and Synthesis for Real-Time Appl...
Sort
View
AEI
2006
101views more  AEI 2006»
13 years 5 months ago
Design issues for assistive robotics for the elderly
The worldwide population of elderly people is growing rapidly and in the coming decades the proportion of older people in the developed countries will change significantly. This d...
Qinggang Meng, Mark H. Lee
CASES
2004
ACM
13 years 11 months ago
High-level power analysis for on-chip networks
As on-chip networks become prevalent in multiprocessor systemson-a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power in...
Noel Eisley, Li-Shiuan Peh
EMSOFT
2004
Springer
13 years 11 months ago
Reactive process networks
Data flow process networks are a good model of computation for streaming multimedia applications incorporating audio, video and/or graphics streams. Process networks are concurre...
Marc Geilen, Twan Basten
PC
2007
161views Management» more  PC 2007»
13 years 5 months ago
High performance combinatorial algorithm design on the Cell Broadband Engine processor
The Sony–Toshiba–IBM Cell Broadband Engine (Cell/B.E.) is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD co-process...
David A. Bader, Virat Agarwal, Kamesh Madduri, Seu...
IPPS
2006
IEEE
13 years 11 months ago
Analysis of checksum-based execution schemes for pipelined processors
The performance requirements for contemporary microprocessors are increasing as rapidly as their number of applications grows. By accelerating the clock, performance can be gained...
Bernhard Fechner