Sciweavers

72 search results - page 14 / 15
» Test register insertion with minimum hardware cost
Sort
View
FPGA
2008
ACM
174views FPGA» more  FPGA 2008»
13 years 7 months ago
Pattern-based behavior synthesis for FPGA resource reduction
Pattern-based synthesis has drawn wide interest from researchers who tried to utilize the regularity in applications for design optimizations. In this paper we present a general p...
Jason Cong, Wei Jiang
SP
2007
IEEE
108views Security Privacy» more  SP 2007»
13 years 12 months ago
Trojan Detection using IC Fingerprinting
Hardware manufacturers are increasingly outsourcing their IC fabrication work overseas due to much lower costs. This poses a significant security risk for ICs used for critical m...
Dakshi Agrawal, Selçuk Baktir, Deniz Karako...
DAC
2009
ACM
14 years 6 months ago
O-Router:an optical routing framework for low power on-chip silicon nano-photonic integration
In this work, we present a new optical routing framework, O-Router for future low-power on-chip optical interconnect integration utilizing silicon compatible nano-photonic devices...
Duo Ding, Yilin Zhang, Haiyu Huang, Ray T. Chen, D...
DAC
2009
ACM
14 years 11 days ago
O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration
In this work, we present a new optical routing framework, O-Router for future low-power on-chip optical interconnect integration utilizing silicon compatible nano-photonic devices...
Duo Ding, Yilin Zhang, Haiyu Huang, Ray T. Chen, D...
GECCO
2007
Springer
179views Optimization» more  GECCO 2007»
13 years 11 months ago
A destructive evolutionary process: a pilot implementation
This paper describes the application of evolutionary search to the problem of Flash memory wear-out. The operating parameters of Flash memory are notoriously difficult to determin...
Joe Sullivan, Conor Ryan