Sciweavers

42 search results - page 5 / 9
» Three-Dimensional Integrated Circuits: Performance, Design M...
Sort
View
ASPDAC
2008
ACM
127views Hardware» more  ASPDAC 2008»
13 years 7 months ago
Power grid analysis benchmarks
ACT Benchmarks are an immensely useful tool in performing research since they allow for rapid and clear comparison between different approaches to solving CAD problems. Recent expe...
Sani R. Nassif
DAC
2003
ACM
13 years 11 months ago
Realizable RLCK circuit crunching
Reduction of an extracted netlist is an important pre-processing step for techniques such as model order reduction in the design and analysis of VLSI circuits. This paper describe...
Chirayu S. Amin, Masud H. Chowdhury, Yehea I. Isma...
CODES
2005
IEEE
13 years 11 months ago
System-level design automation tools for digital microfluidic biochips
Biochips based on digital microfluidics offer a powerful platform for massively parallel biochemical analysis such as clinical diagnosis and DNA sequencing. Current full-custom de...
Krishnendu Chakrabarty, Fei Su
AFRIGRAPH
2001
ACM
13 years 9 months ago
A gesture processing framework for multimodal interaction in virtual reality
This article presents a gesture detection and analysis framework for modelling multimodal interactions. It is particulary designed for its use in Virtual Reality (VR) applications...
Marc Erich Latoschik
DAC
2008
ACM
14 years 6 months ago
Enhancing timing-driven FPGA placement for pipelined netlists
FPGA application developers often attempt to use pipelining, Cslowing and retiming to improve the performance of their designs. Unfortunately, such registered netlists present a f...
Kenneth Eguro, Scott Hauck