Sciweavers

100 search results - page 20 / 20
» XML implementation of frame processor
Sort
View
ISCA
2012
IEEE
279views Hardware» more  ISCA 2012»
11 years 7 months ago
Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems
When multiple processor (CPU) cores and a GPU integrated together on the same chip share the off-chip main memory, requests from the GPU can heavily interfere with requests from t...
Rachata Ausavarungnirun, Kevin Kai-Wei Chang, Lava...
SI3D
2010
ACM
13 years 11 months ago
Interactive volume caustics in single-scattering media
Volume caustics are intricate illumination patterns formed by light first interacting with a specular surface and subsequently being scattered inside a participating medium. Alth...
Wei Hu, Zhao Dong, Ivo Ihrke, Thorsten Grosch, Guo...
SIGGRAPH
1999
ACM
13 years 9 months ago
The VolumePro Real-Time Ray-Casting System
This paper describes VolumePro, the world’s first single-chip realtime volume rendering system for consumer PCs. VolumePro implements ray-casting with parallel slice-by-slice p...
Hanspeter Pfister, Jan Hardenbergh, Jim Knittel, H...
CODES
2008
IEEE
13 years 6 months ago
Power reduction via macroblock prioritization for power aware H.264 video applications
As the importance of multimedia applications in hand-held devices increases, the computational strain and corresponding demand for energy in such devices continues to grow. Portab...
Michael A. Baker, Viswesh Parameswaran, Karam S. C...
HEURISTICS
2000
127views more  HEURISTICS 2000»
13 years 4 months ago
Fast, Efficient Equipment Placement Heuristics for Broadband Switched or Internet Router Networks
Planning and designing the next generation of IP router or switched broadband networks seems a daunting challenge considering the many complex, interacting factors affecting the p...
Joel W. Gannett