Sciweavers

8 search results - page 1 / 2
» dft 1997
Sort
View
DFT
1997
IEEE
80views VLSI» more  DFT 1997»
13 years 9 months ago
Exploiting High-Level Descriptions for Circuits Fault Tolerance Assessments
Alfredo Benso, Paolo Prinetto, Maurizio Rebaudengo...
VTS
1997
IEEE
105views Hardware» more  VTS 1997»
13 years 9 months ago
Critical hazard free test generation for asynchronous circuits
We describe a technique to generate critical hazard-free tests for self-timed control circuits build using a macromodule library, in a partial scan based DFT environment. Wepropos...
Ajay Khoche, Erik Brunvand
DFT
1997
IEEE
141views VLSI» more  DFT 1997»
13 years 9 months ago
Analysis of a Hybrid Defect-Tolerance Scheme for High-Density Memory ICs
Recent increases in the density and size of memory ICs made it ne cessary to search for new defect tolerance techniques since the traditional methods are no longer e ective enough...
Israel Koren, Zahava Koren
DFT
1997
IEEE
101views VLSI» more  DFT 1997»
13 years 9 months ago
Crosstalk Minimization in Three-Layer HVH Channel Routing
Crosstalk has become a major issue in VLSI design due to the high frequency, long interconnecting lines and small spacing between interconnects in today's integrated circuits...
Zhan Chen, Israel Koren
DFT
1997
IEEE
108views VLSI» more  DFT 1997»
13 years 9 months ago
Generation and Verification of Tests for Analogue Circuits Subject to Process Parameter Deviations
The paper presents a test pattern generation and fault simulation methodology for the detection of catastrophic faults in analogue circuits. The test methodology chosen for evalua...
Stephen J. Spinks, Chris D. Chalk, Ian M. Bell, Ma...