Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

DFT
1997
IEEE

favoriteEmaildiscussreport

80views VLSI» more DFT 1997»

Exploiting High-Level Descriptions for Circuits Fault Tolerance Assessments

13 years 9 months ago

Exploiting High-Level Descriptions for Circuits Fault Tolerance Assessments

Download www.pld.ttu.ee

Alfredo Benso, Paolo Prinetto, Maurizio Rebaudengo

Real-time Traffic

DFT 1997 | VLSI |

claim paper

Related Content

» ARPIA A HighLevel Evolutionary Test Signal Generator

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1997
Where	DFT
Authors	Alfredo Benso, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Jaan Raik, Raimund Ubar

Comments (0)