Sciweavers

ASPDAC
2000
ACM
83views Hardware» more  ASPDAC 2000»
13 years 9 months ago
A new approach to assembly software retargeting for microcontrollers
A new approach is proposed to translate existing software programs from one instruction set to other instruction sets at the level. The behaviors of instructions are abstractly re...
Ing-Jer Huang, Dao-Zhen Chen
ASPDAC
2000
ACM
97views Hardware» more  ASPDAC 2000»
13 years 9 months ago
Symbolic debugging of globally optimized behavioral specifications
Symbolic debuggers are system development tools that can accelerate the validation speed of behavioral specifications by allowing a user to interact with an executing code at the ...
Inki Hong, Darko Kirovski, Miodrag Potkonjak, Mari...
ASPDAC
2000
ACM
90views Hardware» more  ASPDAC 2000»
13 years 9 months ago
KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array
Reiner W. Hartenstein, Michael Herz, Thomas Hoffma...
ASPDAC
2000
ACM
102views Hardware» more  ASPDAC 2000»
13 years 9 months ago
A hybrid approach for core-based system-level power modeling
Reducing power consumption has become a key goal for systemon-a-chip (SOC) designs. Fast and accurate power estimation is needed early in the design process, since power reduction...
Tony Givargis, Frank Vahid, Jörg Henkel
ASPDAC
2000
ACM
95views Hardware» more  ASPDAC 2000»
13 years 9 months ago
Retargetable estimation scheme for DSP architecture selection
— Given the recent wave of innovation and diversification in digital signal processor (DSP) architecture, the need for quickly evaluating the true potential of considered archite...
Naji Ghazal, A. Richard Newton, Jan M. Rabaey
ASPDAC
2000
ACM
77views Hardware» more  ASPDAC 2000»
13 years 9 months ago
Compact yet high performance (CyHP) library for short time-to-market with new technologies
Two compact yet high performance standard cell libraries (CyHP libraries), which contain only 11111111 and 20 cells respectively, are proposed. The first CyHP library leads to 5% i...
Nguyen Minh Duc, Takayasu Sakurai
ASPDAC
2000
ACM
99views Hardware» more  ASPDAC 2000»
13 years 9 months ago
Reuse and protection of intellectual property in the SpecC system
— In system-level design, the key to cope with the complexities involved with System-on-Chip (SOC) designs, is the reuse of Intellectual Property (IP). With the increasing demand...
Rainer Dömer, Daniel Gajski
ASPDAC
2000
ACM
154views Hardware» more  ASPDAC 2000»
13 years 9 months ago
Dynamic weighting Monte Carlo for constrained floorplan designs in mixed signal application
Simulated annealing has been one of the most popular stochastic optimization methods used in the VLSI CAD field in the past two decades for handling NP-hard optimization problems...
Jason Cong, Tianming Kong, Faming Liang, Jun S. Li...