Sciweavers

MICRO
2008
IEEE
114views Hardware» more  MICRO 2008»
14 years 3 months ago
Toward a multicore architecture for real-time ray-tracing
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
Venkatraman Govindaraju, Peter Djeu, Karthikeyan S...
MICRO
2008
IEEE
194views Hardware» more  MICRO 2008»
14 years 3 months ago
Mini-rank: Adaptive DRAM architecture for improving memory power efficiency
Hongzhong Zheng, Jiang Lin, Zhao Zhang, Eugene Gor...
MICRO
2008
IEEE
174views Hardware» more  MICRO 2008»
14 years 3 months ago
Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency
Haiming Liu, Michael Ferdman, Jaehyuk Huh, Doug Bu...
MICRO
2008
IEEE
92views Hardware» more  MICRO 2008»
14 years 3 months ago
Online design bug detection: RTL analysis, flexible mechanisms, and evaluation
Higher level of resource integration and the addition of new features in modern multi-processors put a significant pressure on their verification. Although a large amount of res...
Kypros Constantinides, Onur Mutlu, Todd M. Austin
MICRO
2008
IEEE
109views Hardware» more  MICRO 2008»
14 years 3 months ago
Dependence-aware transactional memory for increased concurrency
—Transactional memory (TM) is a promising paradigm for helping programmers take advantage of emerging multicore platforms. Though they perform well under low contention, hardware...
Hany E. Ramadan, Christopher J. Rossbach, Emmett W...
MICRO
2008
IEEE
153views Hardware» more  MICRO 2008»
14 years 3 months ago
CPR: Composable performance regression for scalable multiprocessor models
Uniprocessor simulators track resource utilization cycle by cycle to estimate performance. Multiprocessor simulators, however, must account for synchronization events that increas...
Benjamin C. Lee, Jamison D. Collins, Hong Wang 000...
MICRO
2008
IEEE
84views Hardware» more  MICRO 2008»
14 years 3 months ago
A performance-correctness explicitly-decoupled architecture
Optimizing the common case has been an adage in decades of processor design practices. However, as the system complexity and optimization techniques’ sophistication have increas...
Alok Garg, Michael C. Huang