Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
ISQED
2010
IEEE
137views Hardware» more  ISQED 2010»
10 years 19 days ago
Analysis of power supply induced jitter in actively de-skewed multi-core systems
This paper studies multi-core clock distribution using active deskewing methods. We propose an efficient methodology that uses Verilog-A to model PLLs, clock trees and power suppl...
Derek Chan, Matthew R. Guthaus
IPPS
2010
IEEE
10 years 20 days ago
A lock-free, cache-efficient multi-core synchronization mechanism for line-rate network traffic monitoring
Line-rate data traffic monitoring in high-speed networks is essential for network management. To satisfy the line-rate requirement, one can leverage multi-core architectures to par...
Patrick P. C. Lee, Tian Bu, Girish P. Chandranmeno...
IMC
2010
ACM
10 years 20 days ago
High speed network traffic analysis with commodity multi-core systems
Multi-core systems are the current dominant trend in computer processors. However, kernel network layers often do not fully exploit multi-core architectures. This is due to issues...
Francesco Fusco, Luca Deri
IEEECIT
2010
IEEE
10 years 1 months ago
Promoting Multi-Core Education via Special Training and Workshop Program
—Multi-core technology is becoming the mainstream of processor architecture. It is a great challenge for universities to offer students new theories because of the continuous cha...
Wei Hu, Tianzhou Chen, Jingwei Liu, Qingsong Shi
DAGSTUHL
2006
10 years 4 months ago
Reliability-Aware Power Management Of Multi-Core Systems (MPSoCs)
Long-term reliability of processors in embedded systems is experiencing growing attention since decreasing feature sizes and increasing power consumption have a negative influence...
Klaus Waldschmidt, Jan Haase, Andreas Hofmann, Mar...
CASES
2007
ACM
10 years 6 months ago
An integrated ARM and multi-core DSP simulator
In this paper we describe the design and implementation of a flexible, and extensible, just-in-time ARM simulator designed to run co-operatively with a multi-core DSP simulator on...
Sharad Singhai, MingYung Ko, Sanjay Jinturkar, May...
POPL
2010
ACM
10 years 7 months ago
Parallelizing constraint programs
The availability of commodity multi-core and multi-processor machinesandtheinherentparallelisminconstraintprogrammingsearchoffer significant opportunities for constraint programmi...
Laurent D. Michel
VLDB
2007
ACM
204views Database» more  VLDB 2007»
10 years 8 months ago
Optimization of Frequent Itemset Mining on Multiple-Core Processor
Multi-core processors are proliferated across different domains in recent years. In this paper, we study the performance of frequent pattern mining on a modern multi-core machine....
Eric Li, Li Liu
IPPS
2007
IEEE
10 years 9 months ago
Experimental Evaluation of Emerging Multi-core Architectures
The trend of increasing speed and complexity in the single-core processor as stated in the Moore’s law is facing practical challenges. As a result, the multi-core processor arch...
Abdullah Kayi, Yiyi Yao, Tarek A. El-Ghazawi, Greg...
SBACPAD
2008
IEEE
170views Hardware» more  SBACPAD 2008»
10 years 9 months ago
Using Analytical Models to Efficiently Explore Hardware Transactional Memory and Multi-Core Co-Design
Transactional memory is emerging as a parallel programming paradigm for multi-core processors. Despite the recent interest in transactional memory, there has been no study to char...
James Poe, Chang-Burm Cho, Tao Li
books