Sciweavers

ARCS
2008
Springer
15 years 9 months ago
A Hardware Packet Re-Sequencer Unit for Network Processors
Michael Meitinger, Rainer Ohlendorf, Thomas Wild, ...
187
Voted
ARC
2008
Springer
99views Hardware» more  ARC 2008»
15 years 9 months ago
Accelerating Speculative Execution in High-Level Synthesis with Cancel Tokens
We present an improved method for scheduling speculative data paths which relies on cancel tokens to undo computations in misspeculated paths. Performancewise, this method is consi...
Hagen Gädke, Andreas Koch
212
Voted
ARC
2008
Springer
95views Hardware» more  ARC 2008»
15 years 9 months ago
The Instruction-Set Extension Problem: A Survey
Over the last years, we have witnessed the increased use of Application-Specific Instruction-Set Processors (ASIPs). These ASIPs are processors that have a customizable instruction...
Carlo Galuzzi, Koen Bertels
245
Voted
ARC
2008
Springer
155views Hardware» more  ARC 2008»
15 years 9 months ago
Run-time Adaptable Architectures for Heterogeneous Behavior Embedded Systems
As embedded applications are getting more complex, they are also demanding highly diverse computational capabilities. The majority of all previously proposed reconfigurable archite...
Antonio Carlos Schneider Beck, Mateus B. Rutzig, G...
ARC
2008
Springer
99views Hardware» more  ARC 2008»
15 years 9 months ago
Physical Design of FPGA Interconnect to Prevent Information Leakage
Sumanta Chaudhuri, Sylvain Guilley, Philippe Hoogv...