Sciweavers

ARVLSI
2001
IEEE
289views VLSI» more  ARVLSI 2001»
15 years 7 months ago
A High-Performance 64-bit Adder Implemented in Output Prediction Logic
Output Prediction Logic (OPL) is a technique that can be applied to conventional CMOS logic families to obtain considerable speedups. When applied to static CMOS, OPL retains the ...
Sheng Sun, Larry McMurchie, Carl Sechen
APWEB
2003
Springer
15 years 7 months ago
A Web User Profiling Approach
People display regularities in almost everything they do. This paper proposes characteristics of an idealized algorithm that would allow an automatic extraction of web user profil ...
Younes Hafri, Chabane Djeraba, Peter L. Stanchev, ...
101
Voted
APWEB
2003
Springer
15 years 7 months ago
An Efficient Path Index for Querying Semi-structured Data
Michael Barg, Raymond K. Wong, Franky Lam
ARITH
2001
IEEE
15 years 7 months ago
A Design of Radix-2 On-line Division Using LSA Organization
Alexandre F. Tenca, Syed Ubaid Hussaini