Sciweavers

    161
    Voted
    DAC
    2003
    ACM
    106views Computer Architecture» more  DAC 2003»
    A tool for describing and evaluating hierarchical real-time bus scheduling policies
    16 years 8 months ago
    A tool for describing and evaluating hierarchical real-time bus scheduling policies
    Download  cadal.cse.nsysu.edu.tw
    We present a tool suite for building, simulating, and analyzing the results of hierarchical descriptions of the scheduling policy for modules sharing a bus in real-time applicatio...
    Trevor Meyerowitz, Claudio Pinello, Alberto L. San...
    claim paper
    Read More »
    183
    Voted
    DAC
    2003
    ACM
    148views Computer Architecture» more  DAC 2003»
    Global resource sharing for synthesis of control data flow graphs on FPGAs
    16 years 8 months ago
    Global resource sharing for synthesis of control data flow graphs on FPGAs
    Download  www.utdallas.edu
    Seda Ogrenci Memik, Gokhan Memik, Roozbeh Jafari, ...
    claim paper
    Read More »
    213
    Voted
    DAC
    2003
    ACM
    166views Computer Architecture» more  DAC 2003»
    Efficient model order reduction including skin effect
    16 years 8 months ago
    Efficient model order reduction including skin effect
    Download  www.ece.northwestern.edu
    Skin effect makes interconnect resistance and inductance frequency dependent. This paper addresses the problem of efficiently estimating the signal characteristics of any RLC netw...
    Shizhong Mei, Chirayu S. Amin, Yehea I. Ismail
    claim paper
    Read More »
    178
    Voted
    DAC
    2003
    ACM
    100views Computer Architecture» more  DAC 2003»
    How to make efficient communication, collaboration, and optimization from system to chip
    16 years 8 months ago
    How to make efficient communication, collaboration, and optimization from system to chip
    Download  www.ssc.pe.titech.ac.jp
    Akira Matsuzawa
    claim paper
    Read More »
    DAC
    2003
    ACM
    175views Computer Architecture» more  DAC 2003»
    Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL
    16 years 8 months ago
    Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL
    Download  www.truecircuits.com
    John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay ...
    claim paper
    Read More »
    « first‹ previous…593995940059401594025940359404594055940659407…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.