Sciweavers

ICS
2000
Tsinghua U.

Characterizing processor architectures for programmable network interfaces

13 years 9 months ago
Characterizing processor architectures for programmable network interfaces
The rapid advancements of networking technology have boosted potential bandwidth to the point that the cabling is no longer the bottleneck. Rather, the bottlenecks lie at the crossing points, the nodes of the network, where data traffic is intercepted or forwarded. As a result, there has been tremendous interest in speeding those nodes, making the equipment run faster by means of specialized chips to handle data trafficking. The Network Processor is the blanket name thrown over such chips in their varied forms. To date, no performance data exist to aid in the decision of what processor architecture to use in next generation network processor. Our goal is to remedy this situation. In this study, we characterize both the application workloads that network processors need to support as well as emerging applications that we anticipate may be supported in the future. Then, we consider the performance of three sample benchmarks drawn from these workloads on several state-of-the-art processo...
Patrick Crowley, Marc E. Fiuczynski, Jean-Loup Bae
Added 25 Aug 2010
Updated 25 Aug 2010
Type Conference
Year 2000
Where ICS
Authors Patrick Crowley, Marc E. Fiuczynski, Jean-Loup Baer, Brian N. Bershad
Comments (0)