Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

79

Voted

TJS
2008

favoriteEmaildiscussreport

71views more TJS 2008»

An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures

15 years 4 days ago

An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures

Download ditec.um.es

Antonio Flores, Juan L. Aragón, Manuel E. A

Real-time Traffic

TJS 2008 |

claim paper

Related Content

» A TechnologyAware and EnergyOriented Topology Exploration for OnChip Networks

» SimPowerCMP A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Ar...

» Adaptive Channel Buffers in OnChip Interconnection Networks A Power and Performance Analy...

» PseudoCircuit Accelerating Communication for OnChip Interconnection Networks

» EnergyEfficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects

» Analytical modeling and evaluation of networkonchip architectures

» Energy proportional datacenter networks

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2008
Where	TJS
Authors	Antonio Flores, Juan L. Aragón, Manuel E. Acacio

Comments (0)