Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

70

AES
2000
Springer

favoriteEmaildiscussreport

83views Cryptology» more AES 2000»

High-Speed MARS Hardware

15 years 2 months ago

High-Speed MARS Hardware

Download csrc.nist.gov

Akashi Satoh, Nobuyuki Ooba, Kohji Takano, Edward

Real-time Traffic

AES 2000 | Cryptology |

claim paper

Related Content

» High Speed Document Clustering in Reconfigurable Hardware

» HardwareOptimized Ziggurat Algorithm for HighSpeed Gaussian Random Number Generators

» A Hardware Filesystem Implementation for HighSpeed Secondary Storage

» High Speed Pattern Matching in Genetic Data Base with Reconfigurable Hardware

» A Hardware Algorithm for High Speed Morpheme Extraction and its Implementation

» Scalable Hardware Priority Queue Architectures for HighSpeed Packet Switches

» An Efficient HardwareBased Multihash Scheme for High Speed IP Lookup

» ShareStreams A Scalable Architecture and Hardware Support for HighSpeed QoS Packet Schedul...

» FPGA Implementation of High Speed FIR Filters Using Add and Shift Method

Post Info
More Details (n/a)

Added	01 Aug 2010
Updated	01 Aug 2010
Type	Conference
Year	2000
Where	AES
Authors	Akashi Satoh, Nobuyuki Ooba, Kohji Takano, Edward D'Avignon

Comments (0)