Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

99

ICCD
2006
IEEE

79views Hardware» more ICCD 2006»

Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles

16 years 2 hour ago

Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles

Download www.ece.ucdavis.edu

Zhiyi Yu, Bevan M. Baas

Real-time Traffic

Hardware | ICCD 2006 |

claim paper

Related Content

» A LowArea MultiLink Interconnect Architecture for GALS Chip Multiprocessors

» VoltageFrequency Island Partitioning for GALSbased NetworksonChip

» A mixedclock issue queue design for globally asynchronous locally synchronous processor co...

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2006
Where	ICCD
Authors	Zhiyi Yu, Bevan M. Baas

Comments (0)