Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

143

Voted

JELIA
1998
Springer

62views Artificial Intelligence» more JELIA 1998»

Implicates and Reduction Techniques for Temporal Logics

15 years 11 months ago

Implicates and Reduction Techniques for Temporal Logics

Download sevein.matap.uma.es

Inman P. de Guzmán, Manuel Ojeda-Aciego, Ag

Real-time Traffic

Artificial Intelligence | JELIA 1998 |

claim paper

Related Content

» A lowcost concurrent error detection technique for processor control logic

» Cost Reduction and Evaluation of a Temporary Faults Detecting Technique

» An accurate flipflop selection technique for reducing logic SER

» Dynamic Symmetry Reduction

» Multilevel logic optimization for low power using local logic transformations

» Soft error reduction in combinational logic using gate resizing and flipflop selection

» An optimizing compiler for batches of temporal logic formulas

» Quantitative temporal logics over the reals PSpace and below

» Clause Elimination Procedures for CNF Formulas

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1998
Where	JELIA
Authors	Inman P. de Guzmán, Manuel Ojeda-Aciego, Agustín Valverde

Comments (0)