Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

80

ICCAD
2005
IEEE

favoriteEmaildiscussreport

133views Hardware» more ICCAD 2005»

Memory access optimization of dynamic binary translation for reconfigurable architectures

15 years 7 months ago

Memory access optimization of dynamic binary translation for reconfigurable architectures

Download smslab.kaist.ac.kr

Montek Singh

Real-time Traffic

Hardware | ICCAD 2005 |

claim paper

Related Content

» Threadsafe dynamic binary translation using transactional memory

» Heterogeneous code cache using scratchpad and main memory in dynamic binary translators

» Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications

» Tdb a sourcelevel debugger for dynamically translated programs

» Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs

» SIFT a lowoverhead dynamic information flow tracking architecture for SMT processors

» Wholeprogram optimization of global variable layout

» DDT design and evaluation of a dynamic program analysis for optimizing data structure usag...

» Compiler assisted dynamic management of registers for network processors

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2005
Where	ICCAD
Authors	Montek Singh

Comments (0)