Network-on-chip link analysis under power and performance constraints

— This paper analyzes the behavior of interconnects in the highly structured environment of a network-on-chip (NoC). Two distinct classes of wires are considered, namely links between adjacent routers and links between a router and an attached processing element (PE). Analytical models for global routerto-router links and semi-global router-to-PE links are studied. Power and performance optimizations are obtained for each of these two classes of interconnections.

• Type: Conference
• Year: 2006
• Where: ISCAS
• Authors: Manho Kim, Daewook Kim, Gerald E. Sobelman
• Keywords: Attached Processing Element, Global Routerto-router Links, ISCAS 2006, Semi-global Router-to-PE Links