Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

85

Voted

DATE
1997
IEEE

76views Hardware» more DATE 1997»

New static compaction techniques of test sequences for sequential circuits

15 years 6 months ago

New static compaction techniques of test sequences for sequential circuits

Download www.cecs.uci.edu

Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo,

Real-time Traffic

DATE 1997 | Hardware |

claim paper

Related Content

» Partitioning and Reordering Techniques for Static Test Sequence Compaction of Sequential C...

» Fast Algorithms for Static Compaction of Sequential Circuit Test Vectors

» Bottleneck removal algorithm for dynamic compaction and test cycles reduction

» FreezeFrame Compact Test Generation Using a Frozen Clock Strategy

» State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circui...

» Compactionbased test generation using state and fault information

» An approach for improving the levels of compaction achieved by vector omission

» Fast Sequential Circuit Test Generation Using HighLevel and GateLevel Techniques

» Acceleration techniques for dynamic vector compaction

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1997
Where	DATE
Authors	Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda

Comments (0)