Non-uniform power access in large caches with low-swing wires

14 years 8 months ago

Download www.cs.utah.edu

Modern processors dedicate more than half their chip area to large L2 and L3 caches and these caches contribute significantly to the total processor power. A large cache is typically split into multiple banks and these banks are either connected through a bus (uniform cache access

Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev B

Real-time Traffic

Cache | Cache Access | Distributed And Parallel Computing | HIPC 2009 | Large Cache |

claim paper

» Last Bank Dealing with Address Reuse in NonUniform Cache Architecture for CMPs

» TLC Transmission Line Caches

» Light NUCA A proposal for bridging the intercache latency gap

» Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 60

» Die Stacking 3D Microarchitecture

Post Info
More Details (n/a)

Added	18 Feb 2011
Updated	18 Feb 2011
Type	Journal
Year	2009
Where	HIPC
Authors	Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian

Comments (0)

Sciweavers

Non-uniform power access in large caches with low-swing wires

Cache | Cache Access | Distributed And Parallel Computing | HIPC 2009 | Large Cache |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers