Sciweavers

DDECS
2006
IEEE

Parallel Memory Architecture for Arbitrary Stride Accesses

14 years 13 days ago
Parallel Memory Architecture for Arbitrary Stride Accesses
—Parallel memory modules can be used to increase memory bandwidth and feed a processor with only necessary data. Arbitrary stride access capability with interleaved memories is described in previous research where the skewing scheme is changed at run time according to the currently used stride. This paper presents the improved schemes which are adapted to parallel memories. The proposed novel parallel memory architecture allows conflict free accesses with all the constant strides which has not been possible in prior application specific parallel memories. Moreover, the possible access locations are unrestricted and the data patterns have equal amount of accessed data elements as the number of memory modules. The complexity is evaluated with resource counts.
Eero Aho, Jarno Vanne, Timo D. Hämäl&aum
Added 10 Jun 2010
Updated 10 Jun 2010
Type Conference
Year 2006
Where DDECS
Authors Eero Aho, Jarno Vanne, Timo D. Hämäläinen
Comments (0)