Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

15

HPCA
2005
IEEE

favoriteEmaildiscussreport

110views Distributed And Parallel Com...» more HPCA 2005»

Power Efficient Processor Architecture and The Cell Processor

14 years 1 days ago

Power Efficient Processor Architecture and The Cell Processor

Download www.hpcaconf.org

This paper provides a background and rationale for some of the architecture and design decisions in the Cell processor, a processor optimized for compute-intensive and broadband rich media applications, jointly developed by Sony Group, Toshiba, and IBM.

H. Peter Hofstee

Real-time Traffic

Broadband Rich Media | Cell Processor | Computer Architecture | Design Decisions | HPCA 2005 |

claim paper

Related Content

» A low power merge cell processor for realtime spike sorting in implantable neural prosthes...

» The potential of the cell processor for scientific computing

» Evaluation of a Tightly Coupled ASIP CoProcessor Architecture Used in GNSS Receivers

» The Vector FloatingPoint Unit in a Synergistic Processor Element of a CELL Processor

» Executing Stream Joins on the Cell Processor

» Green Secure Processors Towards PowerEfficient Secure Processor Design

» An efficient wakeup design for energy reduction in highperformance superscalar processors

» Efficient BreadthFirst Search on the CellBE Processor

» Balancing productivity and performance on the cell broadband engine

Post Info
More Details (n/a)

Added	24 Jun 2010
Updated	24 Jun 2010
Type	Conference
Year	2005
Where	HPCA
Authors	H. Peter Hofstee

Comments (0)