Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

94

ISPASS
2005
IEEE

96views Software Engineering» more ISPASS 2005»

Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors

15 years 8 months ago

Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors

Download www.csl.cornell.edu

Jian Li, José F. Martínez

Real-time Traffic

ISPASS 2005 | Software Engineering |

claim paper

Related Content

» The Potential for Using ThreadLevel Data Speculation to Facilitate Automatic Parallelizati...

» Mapping the physical layer of radio standards to multiprocessor architectures

» Tasking with outoforder spawn in TLS chip multiprocessors microarchitecture and compilatio...

» A scalable approach to threadlevel speculation

» Understanding PARSEC performance on contemporary CMPs

» The PARSEC benchmark suite characterization and architectural implications

» Realizing parallelism in database operations insights from a massively multithreaded archi...

» Speculative parallelization using state separation and multiple value prediction

Post Info
More Details (n/a)

Added	25 Jun 2010
Updated	25 Jun 2010
Type	Conference
Year	2005
Where	ISPASS
Authors	Jian Li, José F. Martínez

Comments (0)